Logic Verification Jobs

Software Development Engineer

Permanent Job

Penang ,

Malaysia

8-10 years

FPGA tool Serdes interface FPGA RTL design testbench development FPGA architecture System Design Development Logic Verification Timing Closure C/C++ Memory DDR Perl Pcie Debugging Ethernet Python Tcl

5 months ago

FinFET ICC2 RTL Synopsys Fusion Compiler circuit/logic simulation Optimization STA signoff Block P&R Physical Verification architecture Dual Patterning nodes tools for logic synthesis Apache Redhawk floorplanning Versatility with scripts to automate design flow physical/timing/electrical quality Place And Route familiarity with tools for schematics Layout automated synthesis establishing design methodology Pd scan stitching feed-thru planning Identify complex technical problems checks for logic equivalence Floorplan Clock Tree Synthesis computer organization high speed datapath Design Compiler primetime final signoff for large IP delivery IP integration Cadence Genus Innovus Synthesis Gds StarRC Placement clock and power gating techniques Full Chip Level Floor planning Clock Tree Synthesis design checks for physical and electrical quality Bus / Pin Planning Mentor Graphics Calibre Timing Analysis Parasitic Extraction design cycle time reduction drive and hands-on flow development and scripting Physical Design timing driven place and route design optimization control logic applications PNR tools perl Static Timing Analysis Routing Unix Python clocking Constraints Shell Linux Tcl

a month ago

Physical Design Engineer

Permanent Job

Penang ,

Malaysia

5-7 years

Logic Synthesis Reliability RTL physical clock design Physical Design Dft ASIC Gds EDA Tools Structural Design automated place and route tools Synthesis coverage analysis VLSI circuits Place And Route power and noise analysis design techniques Logic equivalent verification debugging sub-micron CMOS technologies Floor Planning power/clock distribution Timing Closure multiple power domain analysis Testchip Logic design fundamentals Clock Tree Synthesis static timing analysis Python Perl Tcl

5 months ago

Home

logic verification Jobs

Top Industry

Job Category

Logic Verification Jobs

Software Development Engineer

Physical Design Engineer

Physical Design Engineer