x

1

Fresher Verilog Jobs in Kulim

SOC Design Engineering Graduate Trainee

Permanent Job

Kedah ,

Kulim ,

Malaysia

0-2 years

analytical debug skills validation methodologies RTL integration communication Verilog C Programming UNIX

5 months ago

Home